![]() | ![]() |
| 2012 | ||
|---|---|---|
| 27 | Ke Chen, Sheng Li, Naveen Muralimanohar, Jung Ho Ahn, Jay B. Brockman, Norman P. Jouppi: CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. DATE 2012: 33-38 | |
| 26 | Jung Ho Ahn, Sungwoo Choo, John Kim: Network within a network approach to create a scalable high-radix router microarchitecture. HPCA 2012: 455-466 | |
| 25 | Jung Ho Ahn, Norman P. Jouppi, Christos Kozyrakis, Jacob Leverich, Robert S. Schreiber: Improving System Energy Efficiency with Memory Rank Subsetting. TACO 9(1): 4 (2012) | |
| 2011 | ||
| 24 | Young-Geun Choi, Sungjoo Yoo, Sunggu Lee, Jung Ho Ahn: Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache. DAC 2011: 978-983 | |
| 23 | Dongki Kim, Sungjoo Yoo, Sunggu Lee, Jung Ho Ahn, Hyunuk Jung: A quantitative analysis of performance benefits of 3D die stacking on mobile and embedded SoC. DATE 2011: 1333-1338 | |
| 22 | Sheng Li, Ke Chen, Jung Ho Ahn, Jay B. Brockman, Norman P. Jouppi: CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques. ICCAD 2011: 694-701 | |
| 21 | Nathan L. Binkert, Al Davis, Norman P. Jouppi, Moray McLaren, Naveen Muralimanohar, Robert Schreiber, Jung Ho Ahn: The role of optics in future high radix switch design. ISCA 2011: 437-448 | |
| 2010 | ||
| 20 | Hyunhee Kim, Jung Ho Ahn, Jihong Kim: Replication-aware leakage management in chip multiprocessors with private L2 cache. ISLPED 2010: 135-140 | |
| 2009 | ||
| 19 | Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, Norman P. Jouppi: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. MICRO 2009: 469-480 | |
| 18 | Jung Ho Ahn, Norman P. Jouppi, Christos Kozyrakis, Jacob Leverich, Robert S. Schreiber: Future scaling of processor-memory interfaces. SC 2009 | |
| 17 | Jung Ho Ahn, Nathan L. Binkert, Al Davis, Moray McLaren, Robert S. Schreiber: HyperX: topology, routing, and packaging of efficient large-scale networks. SC 2009 | |
| 16 | Jung Ho Ahn, Jacob Leverich, Robert S. Schreiber, Norman P. Jouppi: Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs. Computer Architecture Letters 8(1): 5-8 (2009) | |
| 15 | Matteo Monchiero, Jung Ho Ahn, Ayose Falcón, Daniel Ortega, Paolo Faraboschi: How to simulate 1000 cores. SIGARCH Computer Architecture News 37(2): 10-19 (2009) | |
| 2008 | ||
| 14 | Raymond G. Beausoleil, Jung Ho Ahn, Nathan L. Binkert, Al Davis, David Fattal, Marco Fiorentino, Norman P. Jouppi, Moray McLaren, C. M. Santori, Robert S. Schreiber, S. M. Spillane, Dana Vantrease, Q. Xu: A Nanophotonic Interconnect for High-Performance Many-Core Computation. Hot Interconnects 2008: 182-189 | |
| 13 | Dana Vantrease, Robert Schreiber, Matteo Monchiero, Moray McLaren, Norman P. Jouppi, Marco Fiorentino, Al Davis, Nathan L. Binkert, Raymond G. Beausoleil, Jung Ho Ahn: Corona: System Implications of Emerging Nanophotonic Technology. ISCA 2008: 153-164 | |
| 12 | Shyamkumar Thoziyoor, Jung Ho Ahn, Matteo Monchiero, Jay B. Brockman, Norman P. Jouppi: A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies. ISCA 2008: 51-62 | |
| 2007 | ||
| 11 | Jung Ho Ahn, Mattan Erez, William J. Dally: Tradeoff between data-, instruction-, and thread-level parallelism in stream processors. ICS 2007: 126-137 | |
| 10 | Mattan Erez, Jung Ho Ahn, Jayanth Gummaraju, Mendel Rosenblum, William J. Dally: Executing irregular scientific applications on stream architectures. ICS 2007: 93-104 | |
| 2006 | ||
| 9 | Jung Ho Ahn, Mattan Erez, William J. Dally: Architecture - The design space of data-parallel memory systems. SC 2006: 80 | |
| 8 | Jung Ho Ahn, William J. Dally: Data parallel address architecture. Computer Architecture Letters 5(1): 30-33 (2006) | |
| 2005 | ||
| 7 | Jung Ho Ahn, Mattan Erez, William J. Dally: Scatter-Add in Data Parallel Architectures. HPCA 2005: 132-142 | |
| 2004 | ||
| 6 | Nuwan Jayasena, Mattan Erez, Jung Ho Ahn, William J. Dally: Stream Register Files with Indexed Access. HPCA 2004: 60-72 | |
| 5 | Jung Ho Ahn, William J. Dally, Brucek Khailany, Ujval J. Kapasi, Abhishek Das: Evaluating the Imagine Stream Architecture. ISCA 2004: 14-25 | |
| 4 | Mattan Erez, Jung Ho Ahn, Ankit Garg, William J. Dally, Eric Darve: Analysis and Performance Results of a Molecular Modeling Application on Merrimac. SC 2004: 42 | |
| 3 | William J. Dally, Ujval J. Kapasi, Brucek Khailany, Jung Ho Ahn, Abhishek Das: Stream Processors: Progammability and Efficiency. ACM Queue 2(1): 52-62 (2004) | |
| 2003 | ||
| 2 | William J. Dally, Francois Labonte, Abhishek Das, Pat Hanrahan, Jung Ho Ahn, Jayanth Gummaraju, Mattan Erez, Nuwan Jayasena, Ian Buck, Timothy J. Knight, Ujval J. Kapasi: Merrimac: Supercomputing with Streams. SC 2003: 35 | |
| 1 | Ujval J. Kapasi, Scott Rixner, William J. Dally, Brucek Khailany, Jung Ho Ahn, Peter R. Mattson, John D. Owens: Programmable Stream Processors. IEEE Computer 36(8): 54-62 (2003) | |
Colors in the list of coauthors
Last update Sat May 26 04:23:17 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page