Aneesh Aggarwal

	2010
33		Tameesh Suri, Aneesh Aggarwal: Improving Adaptability and Per-Core Performance of Many-Core Processors Through Reconfiguration. International Journal of Parallel Programming 38(3-4): 203-224 (2010)
	2009
32		Tameesh Suri, Aneesh Aggarwal: Improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration. Conf. Computing Frontiers 2009: 151-160
31		Saugata Ghose, Latoya Gilgeous, Polina Dudnik, Aneesh Aggarwal, Corey Waxman: Architectural support for low overhead detection of memory violations. DATE 2009: 652-657
30		Tameesh Suri, Aneesh Aggarwal: Improving Scalability and Per-Core Performance in Multi-Cores through Resource Sharing and Reconfiguration. VLSI Design 2009: 145-150
29		Sandeep Sirsi, Aneesh Aggarwal: Exploring the Limits of Port Reduction in Centralized Register Files. VLSI Design 2009: 535-540
28		Aneesh Aggarwal: Complexity Effective Bypass Networks. T. HiPEAC 2: 201-221 (2009)
	2008
27		Sumeet Kumar, Aneesh Aggarwal: Speculative instruction validation for performance-reliability trade-off. HPCA 2008: 405-414
26		Tameesh Suri, Aneesh Aggarwal: Scalable Multi-cores with Improved Per-core Performance Using Off-the-critical Path Reconfigurable Hardware. HiPC 2008: 365-377
25		Rajdeep Bhowmik, Chaitali Gupta, Madhusudhan Govindaraju, Aneesh Aggarwal: Optimizing XML processing for grid applications using an emulation framework. IPDPS 2008: 1-11
24		Prateek Pujara, Aneesh Aggarwal: Cache Noise Prediction. IEEE Trans. Computers 57(10): 1372-1386 (2008)
	2007
23		Prateek Pujara, Aneesh Aggarwal: Increasing cache capacity through word filtering. ICS 2007: 222-231
22		Rajdeep Bhowmik, Chaitali Gupta, Madhusudhan Govindaraju, Aneesh Aggarwal: Efficient XML-Based Grid Middleware Design for Multi-Core Processors. ICWS 2007: 1197-1198
21		Aneesh Aggarwal, Pradip Bose, Mohamed Zahran: Introduction to the special issue on the 2006 reconfigurable and adaptive architecture workshop. SIGARCH Computer Architecture News 35(3): 1 (2007)
	2006
20		Prateek Pujara, Aneesh Aggarwal: Increasing the cache efficiency by eliminating noise. HPCA 2006: 145-154
19		Sumeet Kumar, Aneesh Aggarwal: Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors. HPCA 2006: 212-221
18		Joseph J. Sharkey, Nayef Abu-Ghazeleh, Dmitry V. Ponomarev, Kanad Ghose, Aneesh Aggarwal: Trade-Offs in Transient Fault Recovery Schemes for Redundant Multithreaded Processors. HiPC 2006: 135-147
17		Deniz Balkan, Joseph J. Sharkey, Dmitry Ponomarev, Aneesh Aggarwal: Address-Value Decoupling for Early Register Deallocation. ICPP 2006: 337-346
16		Sumeet Kumar, Aneesh Aggarwal: Self-checking instructions: reducing instruction redundancy for concurrent error detection. PACT 2006: 64-73
	2005
15		Prateek Pujara, Aneesh Aggarwal: Restrictive Compression Techniques to Increase Level 1 Cache Capacity. ICCD 2005: 327-333
14		Aneesh Aggarwal: Reducing latencies of pipelined cache accesses through set prediction. ICS 2005: 2-11
13		Aneesh Aggarwal, Manoj Franklin: Instruction Replication for Reducing Delays Due to Inter-PE Communication Latency. IEEE Trans. Computers 54(12): 1496-1507 (2005)
12		Aneesh Aggarwal, Manoj Franklin: Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors. IEEE Trans. Parallel Distrib. Syst. 16(10): 944-955 (2005)
	2004
11		Aneesh Aggarwal: Single FU Bypass Networks for High Clock Rate Superscalar Processors. HiPC 2004: 319-332
10		Aneesh Aggarwal, Manoj Franklin, Oguz Ergin: Defining Wakeup Width for Efficient Dynamic Scheduling. ICCD 2004: 36-41
9		Sumeet Kumar, Prateek Pujara, Aneesh Aggarwal: Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors. PACS 2004: 30-45
8		Abdel-Hameed A. Badawy, Aneesh Aggarwal, Donald Yeung, Chau-Wen Tseng: The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. J. Instruction-Level Parallelism 6: (2004)
	2003
7		Aneesh Aggarwal, Manoj Franklin: Energy Efficient Asymmetrically Ported Register Files. ICCD 2003: 2-7
6		Aneesh Aggarwal, Manoj Franklin: Instruction Replication: Reducing Delays Due to Inter-PE Communication Latency. IEEE PACT 2003: 46-55
	2002
5		Aneesh Aggarwal, Manoj Franklin: Hierarchical Interconnects for On-Chip Clustering. IPDPS 2002
4		Aneesh Aggarwal: Software caching vs. prefetching. MSP/ISMM 2002: 263-268
	2001
3		Aneesh Aggarwal, Manoj Franklin: Putting Data Value Predictors to Work in Fine-Grain Parallel Processors. HiPC 2001: 204-213
2		Abdel-Hameed A. Badawy, Aneesh Aggarwal, Donald Yeung, Chau-Wen Tseng: Evaluating the impact of memory system performance on software prefetching and locality optimizations. ICS 2001: 486-500
1		Aneesh Aggarwal, Keith H. Randall: Related Field Analysis. PLDI 2001: 214-220

Coauthor Index

1	Nayef Abu-Ghazeleh	[18]
2	Abdel-Hameed A. Badawy	[2] [8]
3	Deniz Balkan	[17]
4	Rajdeep Bhowmik	[22] [25]
5	Pradip Bose	[21]
6	Polina Dudnik	[31]
7	Oguz Ergin	[10]
8	Manoj Franklin	[3] [5] [6] [7] [10] [12] [13]
9	Kanad Ghose	[18]
10	Saugata Ghose	[31]
11	Latoya Gilgeous	[31]
12	Madhusudhan Govindaraju	[22] [25]
13	Chaitali Gupta	[22] [25]
14	Sumeet Kumar	[9] [16] [19] [27]
15	Dmitry V. Ponomarev (Dmitry Ponomarev)	[17] [18]
16	Prateek Pujara	[9] [15] [20] [23] [24]
17	Keith H. Randall	[1]
18	Joseph J. Sharkey	[17] [18]
19	Sandeep Sirsi	[29]
20	Tameesh Suri	[26] [30] [32] [33]
21	Chau-Wen Tseng	[2] [8]
22	Corey Waxman	[31]
23	Donald Yeung	[2] [8]
24	Mohamed Zahran	[21]

Colors in the list of coauthors

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page