![]() | ![]() |
| 2011 | ||
|---|---|---|
| 7 | Ardimas Andi Purwita, Arnaud Setio, Trio Adiono: Optimized 8-level turbo encoder algorithm and VLSI architecture for LTE. ICEEI 2011: 1-6 | |
| 6 | Rachmad Vidya Wicaksana Putra, Rella Mareta, Nurfitri Anbarsanti, Trio Adiono: The efficient mCBE algorithm and quantization numbers for multiplierless and low complexity DCT/IDCT Image Compression Architecture. ICEEI 2011: 1-6 | |
| 5 | Savitri Galih, Trio Adiono, Adit Kurniawan, Iskandar: Folding Memory Shared Processor Array (FMSPA) Architecture for Channel Estimation of Downlink OFDMA IEEE 802.16e System. PARELEC 2011: 173-178 | |
| 2005 | ||
| 4 | Trio Adiono, Dani Fitriyanto, Akhmad Mulyanto, Sumek Wisayataksin, Kazumasa Takeichi, Dongju Li, Tati Rajab Mengko, Hiroaki Kunieda: New Macroblock Engine Architecture for Video Processing. MVA 2005: 68-71 | |
| 2001 | ||
| 3 | Tsuyoshi Isshiki, Chawalit Honsawek, Trio Adiono, Kazuhito Ito, Tomohiko Ohtsuka, Dongju Li, Hiroaki Kunieda: H.263+ Video Encoder/Decoder LSI Featuring System-MSPA Architecture and Improved Rate Control Method. ISAS-SCI (1) 2001: 195-200 | |
| 1998 | ||
| 2 | Tati Rajab Mengko, Trio Adiono, Handoko Setyawan, Rini Setiadarma, Donny A. Hudiansyah: Design and Implementation of Real Time System for Object Detection and Classification on Parallel Virtual Machine. MVA 1998: 535-538 | |
| 1996 | ||
| 1 | Yudi Yanuhardi, Trio Adiono, Tati Rajab Mengko: TMP5X5T1M: A Configurable Binary Morphological and Template Matching Processor. MVA 1996: 174-177 | |
Colors in the list of coauthors
Last update Sat May 26 04:23:17 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page