Soroush Abbaspour

	2009
18		David D. Ling, Chandu Visweswariah, Peter Feldmann, Soroush Abbaspour: A moment-based effective characterization waveform for static timing analysis. DAC 2009: 19-24
17		Safar Hatami, Peter Feldmann, Soroush Abbaspour, Massoud Pedram: Efficient compression and handling of current source model library waveforms. DATE 2009: 1178-1183
16		Debjit Sinha, Alex Rubin, Chandu Visweswariah, Frank Borkam, Gregory Schaeffer, Soroush Abbaspour: Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise. IEEE Trans. on CAD of Integrated Circuits and Systems 28(7): 1096-1100 (2009)
	2008
15		Peter Feldmann, Soroush Abbaspour, Debjit Sinha, Gregory Schaeffer, Revanta Banerji, Hemlata Gupta: Driver waveform computation for timing analysis with multiple voltage threshold driver models. DAC 2008: 425-428
14		Peter Feldmann, Soroush Abbaspour: Towards a more physical approach to gate modeling for timing, noise, and power. DAC 2008: 453-455
13		Debjit Sinha, Gregory Schaeffer, Soroush Abbaspour, Alex Rubin, Frank Borkam: Constrained aggressor set selection for maximum coupling noise. ICCAD 2008: 790-796
	2007
12		Vladimir Zolotov, Jinjun Xiong, Soroush Abbaspour, David J. Hathaway, Chandu Visweswariah: Compact modeling of variational waveforms. ICCAD 2007: 705-712
11		Soroush Abbaspour, Hanif Fatemi, Massoud Pedram: Parameterized Non-Gaussian Variational Gate Timing Analysis. IEEE Trans. on CAD of Integrated Circuits and Systems 26(8): 1495-1508 (2007)
	2006
10		Hanif Fatemi, Soroush Abbaspour, Massoud Pedram, Amir H. Ajami, Emre Tuncer: SACI: statistical static timing analysis of coupled interconnects. ACM Great Lakes Symposium on VLSI 2006: 241-246
9		Soroush Abbaspour, Hanif Fatemi, Massoud Pedram: Parameterized block-based non-gaussian statistical gate timing analysis. ASP-DAC 2006: 947-952
8		Soroush Abbaspour, Hanif Fatemi, Massoud Pedram: Non-gaussian statistical interconnect timing analysis. DATE 2006: 533-538
7		Soroush Abbaspour, Massoud Pedram, Amir H. Ajami, Chandramouli V. Kashyap: Fast Interconnect and Gate Timing Analysis for Performance Optimization. IEEE Trans. VLSI Syst. 14(12): 1383-1388 (2006)
	2005
6		Soroush Abbaspour, Hanif Fatemi, Massoud Pedram: VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input. ACM Great Lakes Symposium on VLSI 2005: 426-430
5		Soroush Abbaspour, Hanif Fatemi, Massoud Pedram: VGTA: Variation Aware Gate Timing Analysis. ICCD 2005: 351-356
	2004
4		Soroush Abbaspour, Amir H. Ajami, Massoud Pedram, Emre Tuncer: TFA: a threshold-based filtering algorithm for propagation delay and slew calculation of high-speed VLSI interconnects. ACM Great Lakes Symposium on VLSI 2004: 19-24
3		Soroush Abbaspour, Massoud Pedram: Gate delay calculation considering the crosstalk capacitances. ASP-DAC 2004: 852-857
	2003
2		Chang Woo Kang, Soroush Abbaspour, Massoud Pedram: Buffer sizing for minimum energy-delay product by using an approximating polynomial. ACM Great Lakes Symposium on VLSI 2003: 112-115
1		Soroush Abbaspour, Massoud Pedram, Payam Heydari: Optimizing the Energy-Delay-Ringing Product in On-Chip CMOS Line Drivers. ISQED 2003: 261-266

Coauthor Index

1	Amir H. Ajami	[4] [7] [10]
2	Revanta Banerji	[15]
3	Frank Borkam	[13] [16]
4	Hanif Fatemi	[5] [6] [8] [9] [10] [11]
5	Peter Feldmann	[14] [15] [17] [18]
6	Hemlata Gupta	[15]
7	Safar Hatami	[17]
8	David J. Hathaway	[12]
9	Payam Heydari	[1]
10	Chang Woo Kang	[2]
11	Chandramouli V. Kashyap	[7]
12	David D. Ling	[18]
13	Massoud Pedram	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [17]
14	Alex Rubin	[13] [16]
15	Gregory Schaeffer	[13] [15] [16]
16	Debjit Sinha	[13] [15] [16]
17	Emre Tuncer	[4] [10]
18	Chandu Visweswariah	[12] [16] [18]
19	Jinjun Xiong	[12]
20	Vladimir Zolotov	[12]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page