1. TPCD 1992: Nijmegen, The Netherlands
Victoria Stavridou, Thomas F. Melham, Raymond T. Boute (Eds.): Theorem Provers in Circuit Design, Proceedings of the IFIP TC10/WG 10.2 International Conference on Theorem Provers in Circuit Design: Theory, Practice and Experience, Nijmegen, The Netherlands, 22-24 June 1992, Proceedings. North-Holland 1992 IFIP Transactions ISBN 0-444-89686-4
Research Papers
- Bishop Brock, Warren A. Hunt Jr., William D. Young: Introduction to a Formally Defined Hardware Description Language. 3-35
- Diederik Verkest, J. Vandenbergh, Luc J. M. Claesen, Hugo De Man: A Description Methodology for Parameterized Modules in the Boyer-Moore Logic. 37-57
- Tiziana Margaria: Hierarchical Mixed-Mode Verification of Complex FSMs Described at the RT Level. 59-75
- Hans Henrik Løvengreen, Jørgen Staunstrup: Synchronous Realization of Asynchronous Computations. 95-110
- D. J. Kinniment, Albert Koelmans: Modelling and Verification of Timing Conditions with the Boyer Moore Prover. 111-127
- Richard J. Boulton, Andrew D. Gordon, Michael J. C. Gordon, John Harrison, John Herbert, John Van Tassel: Experience with Embedding Hardware Description Languages in HOL. 129-156
- John Herbert: Incremental Design and Formal Verification of Microcoded Microporcessors. 157-174
- Holger Busch: Transformational Design in a Theorem Prover. 175-196
- Victoria Stavridou, Joseph A. Goguen, A. Stevens, S. M. Eker, S. N. Aloneftis, K. M. Hobley: FUNNEL and 2OBJ: Towards an Integrated Hardware Design Environment. 197-223
- Mark Bickford, Mandayam K. Srivas: Verification of a Fault-Tolerant Property of a Multiprocessor System: A Case Study in Theorem Prover-Based Verification. 225-251
- Simon Bainbridge, Albert John Camilleri, Roger Fleming: Theorem Proving as an Industrial Tool for System Level Desgin. 253-274
Tutorial Papers
- Jørgen Staunstrup, Stephen J. Garland, John V. Guttag: Mechanized Verification of Circuit Descriptions Using the Larch Prover. 277-299
- Paul B. Jackson: Nuprl and Its Use in Circuit Design. 311-336
- Beth Levy, Ivan Filippenko, Leo Marcus, Telis Menas: Using the State Delta Verification System (SDVS) for Hardware Verification. 337-360
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-19T201401 by the dblp team