13. SLIP 2011:
San Diego,
USA
Janet Meiling Wang, Deming Chen (Eds.):
2011 International Workshop on System Level Interconnect Prediction, SLIP 2011, San Diego, CA, USA, June 5, 2011.
IEEE 2011, ISBN 978-1-4577-1240-1
TSV Scaling and 3D FPGA
Multicore and Embedded SoC Design
Advanced Techniques on Routing
- Ping-Hung Yuh, Cliff Chiung-Yu Lin, Tsung-Wei Huang, Tsung-Yi Ho, Chia-Lin Yang, Yao-Wen Chang:
A SAT-based routing algorithm for cross-referencing biochips.
1-7
- Tilo Meister, Jens Lienig, Gisbert Thomke:
Interface optimization for improved routability in chip-package-board co-design.
1-8
- Sung Kyu Han, Kwangok Jeong, Andrew B. Kahng, Jingwei Lu:
Stability and scalability in global routing.
1-6
Power Network Resource Estimation and Design
Poster Session
Last update Fri May 25 08:39:43 2012
CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page