SBAC-PAD 2010:
Petropolis,
Brazil
22st International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2010, Petropolis, Brazil, October 27-30, 2010.
IEEE Computer Society 2010, ISBN 978-0-7695-4216-4 
Power and Energy Efficiency
- Timothy N. Miller, Nagarjuna Surapaneni, Radu Teodorescu:
Flexible Error Protection for Energy Efficient Reliable Architectures.
1-8
- Epifanio Gaona-Ramírez, J. Rubén Titos Gil, Juan Fernández, Manuel E. Acacio:
Characterizing Energy Consumption in Hardware Transactional Memory Systems.
9-16
- Muhammad Ali Shami, Ahmed Hemani:
Control Scheme for a CGRA.
17-24
- Tushar Gupta, Clement Bertolini, Olivier Héron, Nicolas Ventroux, Thomas Zimmer, François Marc:
High Level Power and Energy Exploration Using ArchC.
25-32
Programming with GPUs,
FPGAs and Other Accelerator Architectures
Load Balancing and Scheduling
- Anne Benoit, Loris Marchal, Yves Robert, Oliver Sinnen:
Mapping Pipelined Applications with Replication to Increase Throughput and Reliability.
55-62
- Hong Min, Hubertus Franke:
Improving In-memory Column-Store Database Predicate Evaluation Performance on Multi-core Systems.
63-70
- Eduardo Rocha Rodrigues, Philippe Olivier Alexandre Navaux, Jairo Panetta, Alvaro Luiz Fazenda, Celso L. Mendes, Laxmikant V. Kalé:
A Comparative Analysis of Load Balancing Algorithms Applied to a Weather Forecast Model.
71-78
- Anne Benoit, Paul Renaud-Goud, Yves Robert:
Sharing Resources for Performance and Energy Optimization of Concurrent Streaming Applications.
79-86
Cache Design and Performance Analysis
- Sandro Bartolini, Pierfrancesco Foglia, Marco Solinas, Cosimo Antonio Prete:
Feedback-Driven Restructuring of Multi-threaded Applications for NUCA Cache Performance in CMPs.
87-94
- Xi Zhang, Chongmin Li, Haixia Wang, Dongsheng Wang:
A Cache Replacement Policy Using Adaptive Insertion and Re-reference Prediction.
95-102
- Filipe R. Cordeiro, Abel G. Silva-Filho, G. R. Carvalho:
MOPSO Applied to Architecture Tuning with Unified Second-Level Cache for Energy and Performance Optimization.
103-110
- Felipe Pedroni, Alberto Ferreira de Souza, Claudine Badue:
The Dynamic Block Remapping Cache.
111-118
Grid and Peer-to-Peer Systems
Parallel Algorithms and Applications
- Yinglong Xia, Viktor K. Prasanna:
Distributed Evidence Propagation in Junction Trees.
143-150
- Jose J. Camata, Alvaro L. G. A. Coutinho:
Parallel Linear Octree Meshing with Immersed Surfaces.
151-158
- Pascal Vezolle, Jerry Heyman, Bruce D'Amora, Gordon W. Braudaway, Karen A. Magerlein, John Magerlein, Yvan Fournier:
Accelerating Computational Fluid Dynamics on the IBM Blue Gene/P Supercomputer.
159-166
- Ricardo M. Czekster, Paulo Fernandes, Afonso Sales, Thais Webber:
Performance Issues for Parallel Implementations of Bootstrap Simulation Algorithm.
167-174
Modeling,
Benchmarking and Performance Evaluation
Tools and Strategies for Parallel and Distributed Programming
- Terry Jones, Gregory A. Koenig:
A Clock Synchronization Strategy for Minimizing Clock Variance at Runtime in High-End Computing Environments.
207-214
- Thomas Preud'homme, Julien Sopena, Gaël Thomas, Bertil Folliot:
BatchQueue: Fast and Memory-Thrifty Core to Core Communication.
215-222
- Ricardo Nabinger Sanchez, José Nelson Amaral, Duane Szafron, Marius Pirvu, Mark G. Stoodley:
Using Support Vector Machines to Learn How to Compile a Method.
223-230
- Jan Hendrik Schönherr, Jan Richling, Hans-Ulrich Heiss:
Dynamic Teams in OpenMP.
231-237
Last update Fri May 25 08:35:23 2012
CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
