16. RTCSA 2010:
Macau,
SAR,
China
16th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2010, Macau, SAR, China, 23-25 August 2010.
IEEE Computer Society 2010, ISBN 978-1-4244-8480-5
Real-Time Multiprocessor Systems
Ubiquitous Computing I
Timing Analysis I
Ubiquitous Computing II
Timing Analysis II
- Eunkyoung Jee, Shaohui Wang, Jeong-Ki Kim, Jaewoo Lee, Oleg Sokolsky, Insup Lee:
A Safety-Assured Development Approach for Real-Time Software.
133-142
- Vatche Ishakian, Azer Bestavros, Assaf J. Kfoury:
A Type-Theoretic Framework for Efficient and Safe Colocation of Periodic Real-Time Systems.
143-152
- Yue Lu, Thomas Nolte, Johan Kraft, Christer Norström:
A Statistical Approach to Response-Time Analysis of Complex Embedded Real-Time Systems.
153-160
Power/Energy-Aware Design
Real-Time Scheduling I
Memory and Storage Management
- Devesh Agrawal, Boduo Li, Zhao Cao, Deepak Ganesan, Yanlei Diao, Prashant J. Shenoy:
Exploiting the Interplay between Memory and Flash Storage in Embedded Sensor Devices.
227-236
- Yuan-Hao Chang, Wei-Lun Lu, Po-Chun Huang, Lue-Jane Lee, Tei-Wei Kuo:
An Efficient FTL Design for Multi-chipped Solid-State Drives.
237-246
- Jen-Wei Hsieh, Chung-Hsien Wu, Ge-Ming Chiu:
Design and Implementation for Multi-level Cell Flash Memory Storage Systems.
247-252
Real-Time Scheduling II
Architecture and Practice I
- Dai N. Bui, Hiren D. Patel, Edward A. Lee:
Deploying Hard Real-Time Control Software on Chip-Multiprocessors.
283-292
- Sergiu Rafiliu, Petru Eles, Zebo Peng:
Low Overhead Dynamic QoS Optimization under Variable Task Execution Times.
293-302
- Shih-Hao Hung, Wen-Long Yang, Chia-Heng Tu:
Designing and Implementing a Portable, Efficient Inter-core Communication Scheme for Embedded Multicore Platforms.
303-308
- David Szczesny, Sebastian Hessel, Shadi Traboulsi, Attila Bilgic:
Optimizing the Processing Performance of a Smart DMA Controller for LTE Terminals.
309-315
Real-Time Scheduling III
Architecture and Practice II
- Jun Yan, Wei Zhang:
Time-Predictable L2 Cache Design for High-Performance Real-Time Systems.
357-366
- Benny Akesson, Williston Hayes Jr., Kees Goossens:
Classification and Analysis of Predictable Memory Patterns.
367-376
- Stefan Andrei, Albert Mo Kim Cheng, Martin C. Rinard, Lawrence Osborne:
Optimal Scheduling of Urgent Preemptive Tasks.
377-386
- Song Han, Xiuming Zhu, Jianping Song, Aloysius K. Mok, Deji Chen, Mark Nixon, Wally Pratt, Veena Gondhalekar:
A Virtual Network Approach for Testing Wireless Mesh in Industrial Process Control.
387-392
Last update Fri May 25 08:34:42 2012
CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page