12. MTV 2011: Austin, TX, USA

• Mona Safar, Magdy A. El-Moursy, Ashraf Salem, Mohamed AbdElSalam:
  TLM Based Approach for Architecture Exploration of Multicore Systems-on-Chip. 1-4
  
• Kesava R. Talupuru, Sanjai Athi:
  Achieving Glitch-Free Clock Domain Crossing Signals Using Formal Verification, Static Timing Analysis, and Sequential Equivalence Checking. 5-9
  
• Luigi Di Guglielmo, Franco Fummi, Graziano Pravadelli:
  Reusing of Properties after Discretization of Hybrid Automata. 10-15
  
• Christoph Wolf, Steffen Zeidler, Milos Krstic, Rolf Kraemer:
  Overview on ATE Test and Debugging Methods for Asynchronous Circuits. 16-21
  
• Christian Miller, Karina Gitina, Bernd Becker:
  Bounded Model Checking of Incomplete Real-time Systems Using Quantified SMT Formulas. 22-27
  
• Daecheol You, Young-Si Hwang, Youngho Ahn, Ki-Seok Chung:
  A Test Method for Power Management of SoC-based Microprocessors. 28-31
  
• Robert de B. Johnston, Ouiza Dahmoune:
  Overview of Applying Reachability Analysis to Verifying a Physical Microprocessor. 32-37
  
• O. Dahmoune, R. de B. Johnston:
  Model Checker to FPGA Prototype Commmunication Bottleneck Issue. 38-43
  
• Oswaldo Olivo, Sandip Ray, Jayanta Bhadra, Vivekananda M. Vedula:
  A Unified Formal Framework for Analyzing Functional and Speed-path Properties. 44-45
  
• Alper Sen, Etem Deniz:
  Verification Tests for MCAPI. 46-50
  
• E. Sanchez, Giovanni Squillero, Alberto Paolo Tonda:
  Automatic Generation of Software-based Functional Failing Test for Speed Debug and On-silicon Timing Verification. 51-55
  
• Devraj Kallappa Bakchowde, Nanda Kishore AS:
  An Efficient Overlapping Event Generation Method for Symmetric System Testing. 56-59
  
• Sergey Sofer, Asher Berkovitz, Valery Neiman:
  High Coverage Power Integrity Verification in PSO Domains Employing Distributed PSO Switches. 60-64
  

Last update Fri May 25 08:28:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page