ITC 1996:
Washington, DC, USA
Proceedings IEEE International Test Conference 1996, Test and Design Validity, Washington, DC, USA, October 20-25, 1996.
IEEE Computer Society 1996, ISBN 0-7803-3541-4
Session 1:
Plenary
export record as
dblp key:
export record as
dblp key:
Wojciech Maly :
New and Not-So-New Test Challenges of the Next Decade.
11
Session 2.0:
Automatic Test Generation
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
conf/itc/KonijnenburgLG96
export record as
dblp key:
Session 3.0:
BIST:
Architectures and Generation
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 4.0:
New Test Considerations for Mixed-Signal Devices
export record as
dblp key:
export record as
dblp key:
Keith Lofstrom :
A Demonstration IC for the P1149.4 Mixed-Signal Test Standard.
92-98
export record as
dblp key:
Koji Asami :
Testing the Digital Modulation of PHS Devices.
99-103
Session 5.0:
Topics in Test Hardware
export record as
dblp key:
Barry D. Kulp :
Testing and Characterizing Jitter in 100BASE-TX and 155.52 Mbit/S ATM Devices with a 1 Gsample/s AWG in an ATE System.
104-111
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 6.0:
Practical and Higher-Level Fault Simulation
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
conf/itc/KarthikAMPSVdA96
Session 7.0:
BIST Pattern Generation
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 8.0:
Testing of Asynchronous Circuits
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 9.0:
Industry Impact:
Screeninig, Test, and Measurement Breakthroughs
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 10.0:
Fault Simulation and Diagnosis of Delay Faults
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 11.0:
Memory Test:
Design for Testability
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
conf/itc/SakashitaOSSHTKKYA96
Session 12.0:
Board Test Challenges and Solutions
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 13.0:
Delay-Fault Testing 1
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 14.0:
Microprocessor Test
export record as
dblp key:
F. Pichon :
Testability Features for a Submicron Voice-coder ASIC.
377-385
export record as
dblp key:
export record as
dblp key:
Session 15.0:
An Evolving Mixed-Signal Boundary-Scan Standard
export record as
dblp key:
Lee Whetsel :
Proposal to Simplify Development of a Mixed-Signal Test Standard.
400-409
export record as
dblp key:
Robert J. Russell :
A Method of Extending an 1149.1 Bus for Mixed-Signal Testing.
410-416
export record as
dblp key:
Keith Lofstrom :
Early Capture for Boundary Scan Timing Measurements.
417-422
Session 16.0:
Delay-Fault Testing 2
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 17.0:
Software for New Test Strategies
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 18.0:
Innovations in Current Testing
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 19.0:
Mixed-Signal DFT and Fault Simulation
export record as
dblp key:
export record as
dblp key:
conf/itc/DevarayanadurgGS96
export record as
dblp key:
Session 20.0:
DFT:
Inching Forward with Partial-Scan Design
export record as
dblp key:
export record as
dblp key:
Dong Xiang ,
Janak H. Patel :
A Global Algorithm for the Partial Scan Design Problem Using Circuit State Information.
548-557
export record as
dblp key:
Session 21.0:
Test Languages and Tools
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 22.0:
Application of SPC to IC Design, Manufacturing and Test
export record as
dblp key:
export record as
dblp key:
Daniel P. Core :
Risk Assessment Sampling Plans for Non-Standard (Maverick) Material.
595-604
export record as
dblp key:
Session 23.0:
New Techniques for Realistic Faults
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 24.0:
Design-for-Testability Inspirations
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 25.0:
High Frequency and Timing in ATE
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Michael G. Davis :
The Effect of Periof Generation Techniques on Period Resolution and Waveform Jitter in VLSI Test Systems.
685-690
Session 26.0:
Topics in Test Engineering
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Ralf Stoffels :
Cost Effective Frequency Measurement for Production Testing.
708-716
Session 27.0:
System Test:
Practical Aspects, Partitioning and Simulation
export record as
dblp key:
Wuudiann Ke :
Backplane Interconnect Test in a Boundary-Scan Environment.
717-724
export record as
dblp key:
export record as
dblp key:
Session 28.0:
Test Synthesis Solutions
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 29.0:
Advanced Fault Modelling Techniques
export record as
dblp key:
Yuyun Liao ,
D. M. H. Walker :
Fault Coverage Analysis for Physically-Based CMOS Bridging Faults at Different Power Supply Voltages.
767-775
export record as
dblp key:
Michael J. Ohletz :
Realistic-Faults Mapping Scheme for the Fault Simulation of Integrated Analogue CMOS Circuits.
776-785
export record as
dblp key:
Session 30.0:
Test Economic Issues
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session 31.0:
MCM Test:
Methods and Applications
export record as
dblp key:
export record as
dblp key:
Andrew Flint :
Three Different MCMs, Three Different Test Strategies.
828-833
export record as
dblp key:
Edward P. Sayre :
MCM Compute Node Thermal Failure - Design or Test Problem?
834-838
Session D1.0:
Design Validation:
Methodologies and Case Studies
export record as
dblp key:
conf/itc/PixleySBPKSBKYN96
export record as
dblp key:
Marc E. Levitt :
Formal Verification of the UltraSPARCTM Family of Processors via ATPG Methods.
849-856
export record as
dblp key:
Session D2.0:
Hybrid Validation and Test Techniques
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session D3.0:
Design Validation:
From System Specification to Process Effects
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Session L1:
Unpowered Opens Testing
export record as
dblp key:
Kenneth P. Parker :
Introduction ITC 1996 Lecture Series on Unpowered Opens Testing.
924
export record as
dblp key:
export record as
dblp key:
Jack Ferguson :
High Fault Coverage of In-Circuit IC Pin Faults with a Vectorless Test Technique Using Parasitic Transistors.
926
export record as
dblp key:
Joe Wrinn :
Two New Techniques for Identifying Opens on Printed Circuit Boards: Analog Junction Test, and Radio Frequency Induction Test.
927
export record as
dblp key:
export record as
dblp key:
Stig Oresjo :
Unpowered Opens Test with X-Ray Laminography.
929
Session L2:
Practical Aspects of IC Diagnosis & Failure Analysis:
A Walk Through the Process
export record as
dblp key:
David P. Vallett :
An Overview of CMOS VLSI Failure Analysis and the Importance of Test and Diagnostics.
930
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
export record as
dblp key:
Donald Staab :
Practical Issues of Failure Diagnosis and Analysis in a Fast Cycle Time Environment.
936
Panel 1:
Why Do We Talk about DFT When the Problem is Bad Design and Bad CAD Tools?
export record as
dblp key:
Panel 2:
Asynchronous Design:
Nightmare or Opportunity?
export record as
dblp key:
export record as
dblp key:
Panel 5:
DFT for Embedded Cores
export record as
dblp key:
Rochit Rajsuman :
Challenge of the 90's: Testing CoreWareTM Based ASICs.
940
Panel 6:
What Are the Next Generation Test Methodologies for Board and System Test?
export record as
dblp key:
Peter Dziel :
The Need for Complete System Level Test Standardization.
941
Panel 7: Will I-DDQ Testing Leak Away in Deep Sub-Micron Technology?
export record as
dblp key: