FMSP 1998: Clearwater Beach, Florida, USA

• Jakob Lyng Petersen:
  Automatic verification of railway interlocking systems: a case study. 1-6
  
• Matthew B. Dwyer, George S. Avrunin, James C. Corbett:
  Property specification patterns for finite-state verification. 7-15
  
• John Penix, Dale E. Martin, Peter Frey, Ramanan Radhakrishnan, Perry Alexander, Philip A. Wilsey:
  Experiences in verifying parallel simulation algorithms. 16-23
  
• Helmut Melcher, Klaus Winkelmann:
  Controller synthesis for the "production cell" case study. 24-33
  
• David Y. W. Park, Jens U. Skakkebæk, Mats Per Erik Heimdahl, Barbara J. Czerny, David L. Dill:
  Checking properties of safety critical specifications using efficient decision procedures. 34-43
  
• Steven P. Miller:
  Specifying the mode logic of a flight guidance system in CoRE and SCR. 44-53
  
• Joachim Thees, Reinhard Gotzhein:
  The experimental Estelle Compiler: automatic generation of implementations from formal specifications. 54-61
  
• Bruno Mermet, Dominique Méry:
  Service specifications: to B, or not to B. 62-69
  
• Liang Chen:
  Verification of an audio control protocol within real time process algebra. 70-77
  
• Sten Agerholm, Pierre-Jean Lecoeur, Etienne Reichert:
  Formal specification and validation at work: a case study using VDM-SL. 78-84
  
• Martin S. Feather:
  Low-cost pathways towards formal methods use. 85-91
  
• Constance L. Heitmeyer, James Kirby, Bruce G. Labaw:
  Applying the SCR requirements method to a weapons control panel: an experience report. 92-102
  
• Gerard J. Holzmann:
  Designing executable abstractions. 103-108
  

Last update Fri May 25 08:14:14 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page