ASAP 2003:
The Hague,
The Netherlands
14th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP 2003), 24-26 June 2003, The Hague, The Netherlands.
IEEE Computer Society 2003, ISBN 0-7695-1992-X 
@proceedings{DBLP:conf/asap/2003,
title = {14th IEEE International Conference on Application-Specific Systems,
Architectures, and Processors (ASAP 2003), 24-26 June 2003, The
Hague, The Netherlands},
publisher = {IEEE Computer Society},
year = {2003},
isbn = {0-7695-1992-X},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Keynote
- Ruby B. Lee:
Challenges in the Design of Security-Aware Processors.
2-
Models,
Methods and Tools
Design Methodology
- Kevin Fan, Nathan Clark, Michael L. Chu, K. V. Manjunath, Rajiv A. Ravindran, Mikhail Smelyanskiy, Scott A. Mahlke:
Systematic Register Bypass Customization for Application-Specific Processors.
64-74
- Alexandru Turjan, Bart Kienhuis:
Storage Management in Process Networks using the Lexicographically Maximal Preimage.
75-85
- José L. Ayala, Marisa Luisa López-Vallejo, Alexander V. Veidenbaum, Carlos A. Lopez:
Energy Aware Register File Implementation through Instruction Predecode.
86-96
- Terry Tao Ye, Giovanni De Micheli:
Physical Planning for On-Chip Multiprocessor Networks and Switch Fabrics.
97-107
- Armita Peymandoust, Laura Pozzi, Paolo Ienne, Giovanni De Micheli:
Automatic Instruction Set Extension and Utilization for Embedded Processors.
108-
Nanocomputing Technology and Systems
Processors
Numeric Co-Processors
- Zhaohui Liu, Kevin Dickson, John V. McCanny:
A floating-point CORDIC based SVD processor.
194-203
- Michael J. Schulte, Louis Marquette, Shankar Krithivasan, E. George Walters III, John Glossner:
Combined Multiplication and Sum-of-Squares Units.
204-214
- Abhishek Singh, Dhananjay S. Phatak, Tom Goff, Mike Riggs, James F. Plusquellic, Chintan Patel:
Comparison of Branching CORDIC Implementations.
215-225
- Lai-Sze Au, Neil Burgess:
Unified Radix-4 Multiplier for GF(p) and GF(2^n).
226-236
- Zhijie Shi, Xiao Yang, Ruby B. Lee:
Arbitrary Bit Permutations in One or Two Cycles.
237-
Multimedia Architectures
- Mihai Sima, Stamatis Vassiliadis, Sorin Cotofana, Jos T. J. van Eijndhoven:
Color Space Conversion for MPEG decoding on FPGA-augmented TriMedia Processor.
250-259
- Vikram Chandrasekhar, Frank Livingston, Joseph R. Cavallaro:
Reducing dynamic power consumption in next generation DS-CDMA mobile communication receivers.
260-270
- P. H. Chan Patton, Jack Y. B. Lee:
An Efficient Disk-Array-Based Server Design for a Multicast Video Streaming System.
271-281
- Jung-Yup Kang, Sandeep Gupta, Saurabh Shah, Jean-Luc Gaudiot:
An Efficient PIM (Processor-In-Memory) Architecture for Motion Estimation.
282-292
- Swee Yeow, John V. McCanny:
A VLSI Architecture for Advanced Video Coding Motion Estimation.
293-
Computer Arithmetic
Signal Processing Architectures
Cryptography
- Jean-luc Beauchat:
Modular Multiplication for FPGA Implementation of the IDEA Block Cipher.
412-422
- Guido Bertoni, Luca Breveglieri, Israel Koren, Paolo Maistri, Vincenzo Piuri:
Concurrent Fault Detection in a Hardware Implementation of the RC5 Encryption Algorithm.
423-432
- Siddika Berna Örs, Lejla Batina, Bart Preneel, Joos Vandewalle:
Hardware Implementation of an Elliptic Curve Processor over GF(p).
433-443
- Hans Eberle, Nils Gura, Sheueling Chang Shantz:
A Cryptograhpic Processor for Arbitrary Elliptic Curves over.
444-454
- Johann Großschädl, Guy-Armand Kamendje:
Instruction Set Extension for Fast Elliptic Curve Cryptography over Binary Finite Fields GF(2m).
455-
Last update Tue May 22 23:22:51 2012
CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
