APPT 2011: Shanghai, China

• Kunal Korgaonkar, Prabhat Jain, Deepak Tomar, Kashyap Garimella, Veezhinathan Kamakoti:
  Reconstructing Hardware Transactional Memory for Workload Optimized Systems. 1-15
  
• Chongmin Li, Dongsheng Wang, Yibo Xue, Haixia Wang, Xi Zhang:
  Enhanced Adaptive Insertion Policy for Shared Caches. 16-30
  
• Xi Zhang, Qian Hu, Dongsheng Wang, Chongmin Li, Haixia Wang:
  A Read-Write Aware Replacement Policy for Phase Change Memory. 31-45
  
• Chao Zhang, Chenning Xie, Zhiwei Xiao, Haibo Chen:
  Evaluating the Performance and Scalability of MapReduce Applications on X10. 46-57
  
• Robert J. Stewart, Philip W. Trinder, Hans-Wolfgang Loidl:
  Comparing High Level MapReduce Query Languages. 58-72
  
• Ning Deng, Weixing Ji, Jiaxin Li, Qi Zuo:
  A Semi-automatic Scratchpad Memory Management Framework for CMP. 73-87
  
• Nan Zhang, Alet Roux, Tomasz Zastawniak:
  Parallel Binomial Valuation of American Options with Proportional Transaction Costs. 88-97
  
• Donglei Yang, Lili Liu, Feiwen Zhu, Weihua Zhang:
  A Parallel Analysis on Scale Invariant Feature Transform (SIFT) Algorithm. 98-111
  
• Bartosz Brodecki, Jerzy Brzezinski, Piotr Sasak, Michal Szychowiak:
  Modality Conflict Discovery for SOA Security Policies. 112-126
  
• Yuanwu Lei, Yong Dou, Song Guo, Jie Zhou:
  FPGA Implementation of Variable-Precision Floating-Point Arithmetic. 127-141
  
• Tao Zhang, Wei Shu, Min-You Wu:
  Optimization of N-Queens Solvers on Graphics Processors. 142-156
  
• Varun Mishra, Sanjeev K. Aggarwal:
  ParTool: A Feedback-Directed Parallelizer. 157-171
  
• Zhibin Yu, Weifu Zhang, Xuping Tu:
  MT-Profiler: A Parallel Dynamic Analysis Framework Based on Two-Stage Sampling. 172-185
  

Last update Tue May 22 23:22:47 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page