MSP 2006: San Jose, California, USA

New twists on memory management

Workload optimization

Keynote talk

Transactional memory

Cache and TLB design